summaryrefslogtreecommitdiff
path: root/config/coreboot/d945gclf_8mb
AgeCommit message (Collapse)Author
2023-12-21build/roms: remove modify_coreboot_rom()Leah Rowe
don't handle "romtype" at all, in board target.cfg files add /dev/null as pike2008 rom on amd boards. this serves the same purpose, adding them as empty vga roms, to add an empty rom in cbfs. pike2008 cards cause seabios to hang, when their oproms are executed, so we insert a fake rom on i945 thinkpads, use the coreboot config option: CONFIG_INTEL_ADD_TOP_SWAP_BOOTBLOCK when set, this enables the same bootblock copy, for use with bucts. these two cases, namely pike2008 roms and i945 bootblock copies, no longer need to be handled in code Signed-off-by: Leah Rowe <leah@libreboot.org>
2023-12-21update/trees: simplified crossgcc handlingLeah Rowe
only call crossgcc for coreboot and u-boot, but use hostcc for everything else. simplify the checking of which architecture to compile for. "arch" in target.cfg files has been modified, to allow further simplification. without this patch, the logic currently only *barely* avoids using crossgcc on things like utils, and only works in practise because, in practise, lbmk only works on x86_64 anyway. the new logic, as per this patch, is simpler and more robust. Signed-off-by: Leah Rowe <leah@libreboot.org>
2023-11-01add 512kb d945gclf configLeah Rowe
Signed-off-by: Leah Rowe <leah@libreboot.org>
2023-11-01d945gclf: add noblobs/nomicrocode labelLeah Rowe
Signed-off-by: Leah Rowe <leah@libreboot.org>
2023-10-29add intel d945gclf_8mb support based on previous libreboot configsFederico Braghiroli
The original motherboard uses a 512kB flash chip size, however I replaced the original chip with a bigger one (8MB).