summaryrefslogtreecommitdiff
path: root/resources/coreboot/r500_4mb/config/libgfxinit_txtmode
diff options
context:
space:
mode:
authorLeah Rowe <leah@libreboot.org>2022-11-14 00:51:12 +0000
committerLeah Rowe <leah@libreboot.org>2022-11-14 00:51:12 +0000
commit7af9953463c65fe2f02704e6bce815d830e58d7d (patch)
treedce6c19484fd27288c65ac33092040601d8a0622 /resources/coreboot/r500_4mb/config/libgfxinit_txtmode
parentb5c25efed46f0a9121023997c6758eda5c3f5017 (diff)
pragmatic system distribution guideline compliancepsdg
osboot is now part of libreboot, and will soon shut down. libreboot now conforms to osboot policy.
Diffstat (limited to 'resources/coreboot/r500_4mb/config/libgfxinit_txtmode')
-rw-r--r--resources/coreboot/r500_4mb/config/libgfxinit_txtmode13
1 files changed, 10 insertions, 3 deletions
diff --git a/resources/coreboot/r500_4mb/config/libgfxinit_txtmode b/resources/coreboot/r500_4mb/config/libgfxinit_txtmode
index fa328cc2..f1908e44 100644
--- a/resources/coreboot/r500_4mb/config/libgfxinit_txtmode
+++ b/resources/coreboot/r500_4mb/config/libgfxinit_txtmode
@@ -142,6 +142,9 @@ CONFIG_SPI_FLASH_WINBOND=y
CONFIG_CONSOLE_CBMEM_BUFFER_SIZE=0x20000
CONFIG_MAINBOARD_SMBIOS_PRODUCT_NAME="ThinkPad R500"
# CONFIG_HAVE_IFD_BIN is not set
+CONFIG_PCIEXP_HOTPLUG_BUSES=8
+CONFIG_PCIEXP_HOTPLUG_MEM=0x800000
+CONFIG_PCIEXP_HOTPLUG_PREFETCH_MEM=0x10000000
# CONFIG_BOARD_LENOVO_G505S is not set
# CONFIG_BOARD_LENOVO_L520 is not set
# CONFIG_BOARD_LENOVO_S230U is not set
@@ -277,10 +280,11 @@ CONFIG_SMP=y
CONFIG_MMX=y
CONFIG_SSE=y
CONFIG_SUPPORT_CPU_UCODE_IN_CBFS=y
-# CONFIG_CPU_MICROCODE_CBFS_DEFAULT_BINS is not set
+CONFIG_USE_CPU_MICROCODE_CBFS_BINS=y
+CONFIG_CPU_MICROCODE_CBFS_DEFAULT_BINS=y
# CONFIG_CPU_MICROCODE_CBFS_EXTERNAL_BINS is not set
# CONFIG_CPU_MICROCODE_CBFS_EXTERNAL_HEADER is not set
-CONFIG_CPU_MICROCODE_CBFS_NONE=y
+# CONFIG_CPU_MICROCODE_CBFS_NONE is not set
#
# Northbridge
@@ -292,7 +296,7 @@ CONFIG_NORTHBRIDGE_INTEL_GM45=y
# Southbridge
#
CONFIG_HPET_MIN_TICKS=0x80
-# CONFIG_PCIEXP_HOTPLUG is not set
+CONFIG_PCIEXP_HOTPLUG=y
CONFIG_SOUTHBRIDGE_INTEL_I82801IX=y
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RESET=y
CONFIG_SOUTHBRIDGE_INTEL_COMMON_RTC=y
@@ -382,6 +386,9 @@ CONFIG_ECAM_MMCONF_LENGTH=0x04000000
CONFIG_PCI_ALLOW_BUS_MASTER=y
CONFIG_PCI_SET_BUS_MASTER_PCI_BRIDGES=y
CONFIG_PCI_ALLOW_BUS_MASTER_ANY_DEVICE=y
+CONFIG_PCIEXP_HOTPLUG_PREFETCH_MEM_ABOVE_4G=y
+# CONFIG_PCIEXP_HOTPLUG_PREFETCH_MEM_BELOW_4G is not set
+CONFIG_PCIEXP_HOTPLUG_IO=0x2000
# CONFIG_EARLY_PCI_BRIDGE is not set
CONFIG_SUBSYSTEM_VENDOR_ID=0x0000
CONFIG_SUBSYSTEM_DEVICE_ID=0x0000