diff options
| author | Ron Nazarov <ron@noisytoot.org> | 2026-02-13 20:50:35 +0000 |
|---|---|---|
| committer | Ron Nazarov <ron@noisytoot.org> | 2026-02-14 02:50:42 +0000 |
| commit | 2e98da9688e875609c7b4148f145ce995065091c (patch) | |
| tree | 558bb0f21976da4827ac3c240ab629d7e8c14da2 /config/coreboot/gru_bob | |
| parent | 8f128e6728e3486fa2c91d4610da3ab3df22249f (diff) | |
Add Supermicro X11SSH-F/LN4F port
Surprisingly, SeaBIOS VGA output works (coreboot documentation says it
doesn't).
I'm using a static CMOS option table currently (like most other boards
supported in libreboot), but maybe it would be better to switch to the
CBFS file option table. The default option table enables
hyperthreading, overriding the compile-time setting.
I'm also using a ME/SPS image extracted from the official BIOS update
for this board. Unfortunately, https://www.supermicro.com/Bios/* is
excluded from crawlers in robots.txt so it's not in archive.org, so I
haven't been able to find a backup download URL. I also needed to set
the user-agent for fetching the update to "curl/8.6.0" because the
default user-agent override used by lbmk resulted in a 403 error.
deguard is not required (there's no bootguard on this board).
SPS does not implement CPU replacement detection which means that the
MRC cache does not work and RAM training needs to happen on every
boot. To avoid this it may be possible to run ME instead of SPS on
this board, but I tried both the ME image used on the OptiPlex 3050
Micro in libreboot and one from the ASRock C236 WSI and they both hung
at "[INFO ] POST: 0x92" (POSTCODE_FSP_MEMORY_INIT).
The memtest86+ build included with libreboot doesn't work with USB
keyboards and this board doesn't have a PS/2 port, which is annoying.
Diffstat (limited to 'config/coreboot/gru_bob')
0 files changed, 0 insertions, 0 deletions
